cv
General Information
Full Name |
Sangjae Park |
Date of Birth |
31th July 1998 |
Nationality |
Republic of Korea |
Research Areas
- Computer Architectuer with a focus on reliable memory system, processing-in memory. And EDA Tools and simulator (such as gem5)
Education
-
2021-2023
Sungkunkwan University – M.S. in Electrical and Computer Engineering.
-
GPA: 4.44 (4.5 scale).
-
Advisor: Prof. Jungrae Kim.
-
My thesis work was on Reliable DRAM Architecture.
-
I performed research on topics related to Memory Architecture:
- I developed methods of dynamically remapping faulty DRAM cells using On-Die ECC, that I have public a papaer at IEEE-Access in 2022.
- I developed a FaultSim simulator, which can estimate system reliability at various server fleet and DDR standard.
-
2017-2021
SungKyunKwan University – B.S in Electrical and Electronic Engineering.
Work Experience
-
2023-now
SOC RTL Engineer - Anapass Inc.
- This position fulfills the mandatory military service duty required for all Korean men
- Work on DFT(Design for Testability). Design backup-circuits for test and manages all the issues of mass-production
- Design and Verification for VESA Display Compression Codecs called DSC.
- Design and Verification for GPIO(General Purpose IO)
Open Source Contribution
-
2024
- I was a contributor to this project, which is a cycle-accurate DRAM simualtor. I fixed some bugs to integrate with gem5.
Teaching Experience
-
2022 Fall
Teaching Assistant for a undergradute C++ learning at Sungkyunkwan University.
- Class: System Software Practice
- Taught by Prof. Seokin Hong.
- Gave a couple of lectures and helped with the organization of the class.
Development Skills
- Software Programming Languages: Python, C++, C++11...
- Hardware Description Languages: Systemverilog